A Detailed GPU Cache Model Based on Reuse Distance Theory

Cedric Nugteren, <u>Gert-Jan van den Braak</u>, Henk Corporaal **Eindhoven University of Technology (Netherlands)**

Henri Bal Vrije Universiteit Amsterdam (Netherlands)

TU/e Technische Universiteit Eindhoven University of Technology













Background: reuse distance theory

Example of reuse distance theory:

- For sequential processors
- At address or at cache-line (e.g. 4 items) granularity

					_		
access	x[0]	x[5]	x[3]	x[9]	x[3]	x[3]	x[5]
address	0	5	3	9	3	3	5
distance	∞	∞	∞	∞	1	0	2
cache-line	0	1	0	2	0	0	1
distance	∞	∞	1	∞	1	0	2
distan freque	ce 0 ncy 1 (at cache-lir 3 com	1 2 2 1 be granularity) bulsory misse	∞ 3 ↓ s (42%)	frequency (%) 0 10 20 30	1 reuse distan	example ca with 2 cach	ache ne-lines 1 capacity miss (14%)
HPCA-20 GPU Cache Mode	I Gert-Jan van d	en Braak Februar	y 2014		reuse distar	ice	



1. Parallel	exe	ecu	tion	m	ode	el			
Sequentialised (1 thread per 4 threads, ex Cache-line s Assume rou	GPU e warp, 1 ach 2 lo size of 4 nd-robir	exect core ads: ₂ eleme	ution e	exam a] and or now	ple: d x[2	2*tid-	+1]	time	
instruction	0	0	0	0	1	1	1	1	
thread ID	0	1	2	3	0	1	2	3	(int
address	0	2	4	6	1	3	5	7	
cache-line	0	0	1	1	0	0	1	1	divide
distance	∞	0	∞	0	1	0	1	0	9 by 4
HPCA-20 GPU Cache Model Gert-Jan van c	den Braak Fe	bruary 201	4		frequency	75% 50% 25% 0%			



1. Parallel execution model

Sequentialised GPU execution example:

- 1 thread per warp, 1 core
- 4 threads, each 2 loads: x[2*tid] and x[2*tid+1]
- Cache-line size of 4 elements





2. Memo	ry l	ate	nci	es							
• 4 threads	s, each	2 loads	3: x[2	*tid]	and	x[2*	tid+	1]			
 Cache-lin 	ne size	of 4 ele	ements	;							
 Fixed late 	ency o	f 2 `time	-stam	ps'							
time	0	1	2	3	4	5	6	7	8	9	
instruction	0	0	0	0	1	1	1	1	١	_ boforo	
thread ID	0	1	2	3	0	1	2	3]] - ^{as}	-	
address	0	2	4	6	1	3	5	7	-	-	
cache-line	0	0	1	1	0	0	1	1	-	-	
cache effect	-	-	0	0	1	1	0	0	1	1	
distance	∞	∞	∞	∞	0	1	0	1	-	-	
latency	2	2	2	2	2	2	2	2	-	-	
effect at	2	3	4	5	6	7	8	9	-	-	
Note: Extra 'compulso	ry' misse	es are calle		cy misses		7: 22 22 22	5% 0% 5% 0%	1	2		14



2. Memor	y la	ten	cies	5					
• 4 threads,	each 2	loads:	x[2*t:	id] an	d x[2*tid+1]			
	SIZE OF	4 eiem	ents						
• Variable la	tency of	f 2 (mis	ses) an	d 0 (hits	S)	_		_	
time	0	1	2	3	4	5	6	7	-
instruction	0	0	0	0	1	1	1	1	
thread ID	0	1	2	3	0	1	2	3	
address	0	2	4	6	1	3	5	7	
cache-line	0	0	1	1	0	0	1	1	
cache effect	-	-	0	0	1	0 1 0	1	1	
distance	∞	∞	∞	∞	0	0	1	0	
hit/miss	m	m	m	m	h	h	h	h	
latency	2	2	2	2	0	0	0	0	
effect at	2	3	4	5	4	75% \$50%			
						and 25%			
HPCA-20 GPU Cache Model Gert-Jan va	n den Braak	February 20	14			₩ 0 1 re	2 use dista	nce	16



. MSHRs							
 2 out of the 4 Cache-line s Only 1 MSH 	4 thread size of 4 R pos	s, each 2 I elements stponed	oads: >	[2*tic	a] and	x[2*	tid+1
time	0	1	2	3	4	5	6
instruction	0	0	1	0	1	-	-
thread ID	0	2	0	2	2	-	-
address	0	4	1	4	5	-	-
cache-line	0	1	0	1	1	-	-
cache effect	-	-	0 0	-	-	1	1
distance	∞	∞	0	∞	∞	-	-
MSHRs used	0	1	0	0	1	-	-
status	miss	cancel	hit	miss	miss	-	-
MSHRs used	1	-	0	1	1	-	-
latency	2	-	0	2	2	-	-
effect at	2	-	2	5	6	-	-























