GPU programming 101



Cedric Nugteren

Amsterdam C++ meetup 2016 - 08 - 25



Agenda

- 1. Intro GPU architecture
- 2. Intro GPU programming model
- 3. CUDA/OpenCL by example: matrix-multiplication
- 4. $C++11 = GPU \rightarrow SyCL$

Why believe me?

Automatic Skeleton-Based Compilation through Int A Study of the Potential of Locality-Aware

Thread Scheduling for GPUs

Cedric Nugteren Gert-Jan van den Braak Henk Corporaal

Eindhoven University of Technology, Eindhoven, The Netherlands c.nugteren@tue.nl, g.j.w.v.d.braak@tue.nl, h.corporaal@tue.nl

Abstract. Programming models such as CUDA and OpenCL allow the programmer to specify the independence of threads, effectively removing ordering constraints. Still, parallel architectures such as the graphics processing unit (GPU) do not exploit the potential of data-locality enabled by this independence. Therefore, programmers are required to manually perform data-locality optimisations such as memory coalescing or loop tiling. This work makes a case for locality-aware thread scheduling: re-ordering threads automatically for better locality to improve the programmability of multi-threaded processors. In particular, we analyse the potential of locality-aware thread scheduling for GPUs, considering among others cache performance, memory coalescing and bank locality. This work does not present an implementation of a locality-aware thread scheduler, but rather introduces the concept and identifies the potential. We conclude that non-optimised programs have the potential to achieve good cache and memory utilisation when using a smarter thread sched-

A Detai

Cedric Nugterer Eindl {c.nugteren

As modern GPUs rely

to counter the imminent

use of their caches has b

and energy. However, a

atically requires insight

haviour. On sequential p

distance theory is a well-

haviour. However, it is

theory to GPUs, mainly

model and fine-grained n

reuse distance to GPUs

archy of threads, warps,

threads, 2) conditional as

associativity, 4) miss-sta

divergence. We implemen

Ocelot GPU emulator to

We compare our model w

the Parboil and PolyBenc

C

e



TUe Technische Universiteit Eindhoven University of Technology

HARA



(19) United States

(12) Patent Application Publication NUGTEREN et al. (10) Pub. No.: US 2015/0160970 A1 (43) Pub. Date: Jun. 11, 2015

(57)

- (54) CONFIGURING THREAD SCHEDULING ON A MULTI-THREADED DATA PROCESSING APPARATUS
- (71) Applicant: ARM LIMITED, Cambridge (GB)
- (72) Inventors: Cedric NUGTEREN, Cambridge (GB); Anton LOKHMOTOV, Cambridge (GB)
- (21) Appl. No.: 14/557,881
- (22) Filed: Dec. 2, 2014
- (30) Foreign Application Priority Data
- Dec. 10, 2013 (GB) 1321841.7


Publication Classification

(51)	Int. Cl. G06F 9/48	(2006.01)
(52)	U.S. Cl. CPC	

ABSTRACT


An apparatus for performing data processing in a single program multiple data fashion on a target data set is provided, having execution circuitry configured to execute multiple threads, thread schedule configuration storage configured to store information defining a plurality of thread schedule configurations, and thread scheduling circuitry configured to cause the execution circuitry to execute the multiple threads in a selected order defined by a selected thread schedule configuration. A method of operating the apparatus, as well as a method of compiling a source program for the apparatus are also provided.















EVENT FOR GPU DEVELOPERS

Registration Now Open!



PRESENTED BY 🗼 NVIDIA.

e code

CNugteren / CLBIa	st		O Unwatch - 8	🛨 Unstar	45 ¥ Fork 1
Code ① Issues	6 Pull requests 0 4	- Pulse 🔄 Graphs 🖓 Setti	ngs		
ined OpenCL BLAS —	Edit				
@ 433 commits	s ¥ 4 bran	ches 🛇 9 rel	eases	北 2 con	tributors
Branch: development -	New pull request	Create n	ew file Upload files	Find file C	lone or download •
his branch is 45 comm	its ahead of master.			ງງ Pull requ	est 📄 Compare
CNugteren Merge bra	nch 'development' of github.com:	CNugteren/CLBlast into devel	l	Latest commit 7e	eef74 2 hours ago
cmake	Merged in latest changes fr	om 0.7.1 release			3 months ago
doc	Added XOMATCOPY routine	as to perform out-of-place matrix s	caling, copy		2 months ago
include	Added declspec(dllexport) t	to ClearCache and FillCache, and a	dded decl		2 months ago
samples	Fixed some memory leaks re	elated to events not properly clean	ed-up		2 months ago
scripts	Moved the XgemvFast and 3	XgemvFastRot tuning database into	o a separate		26 days ago
src	Merge branch 'master' of ht	ttps://github.com/dvasschemacq/C	LBlast into		2 hours ago
test	Added an option to the perf	formance clients to do a warm-up r	un before		2 months ago
appveyor.yml	.appveyor.yml: move {OPEN	ICL,CLBLAST}_ROOT out of source	tree		23 days ago
gitignore	CMake now downloads the	cl.hpp header from the Khronos we	ebsite when b		5 months ago
.travis.yml	.travis.yml: use OpenCL ICD	Loader and headers shipped by d	istro		23 days ago
CHANGELOG	Merge branch 'development	t' of github.com:CNugteren/CLBlas	it into devel		2 hours ago
CMakeLists.txt	Minor update regarding the	previous CMake export/install targ	et changes		23 days ago
LICENSE	Initial commit of preview ver	rsion			a year ago
	Marca hara da Ida da sera	t' of github.com:CNugteren/CLBlas	tinte devel		2 hours ago

README.md

CLBlast: The tuned OpenCL BLAS library

	master	development
Linux/OS X	build passing	build passing
Windows	Duild pessing	Duild pessing

CLBlast is a modern, lightweight, performant and tunable OpenCL BLAS library written in C++11. It is designed to leverage the full performance potential of a wide variety of OpenCL devices from different vendors, including desktop and laptop GPUs, embedded GPUs, and other accelerators. CLBlast implements BLAS routines: basic linear algebra subprograms operating on vectors and matrices.

CNugteren / CLCus	ia A PI	O Unwat	ah+2 ★Unstar 8 ¥Fork 2
O Code 🔅 Issues #	[] Pul repets # III WN + Pulse	(d), Graphs O Bettings	
portable high-level AP	with CUDA or OpenCL back-end - Edit		
@ 47 commits	(2 thranches	C 4 releases	() 1 contributor
Insicht master + New	pull request	Create new file Upload	files Find file Clone or download +
Chugteren Morge pulle	equest #4 from CNugleren/development 📖		Latest commit 4a80 c2b on Apr 22
a criske/Modules	Changed the name Claduc to CLDudaAPI		10 months ago
in des	Made the Buffer Read methods constant		2 months ago
include	Updated to version 5.0		2 months ago
in samples	Fixed compiler-warnings and errors for Windows u	using MSVC	8 months ago
the first	Fixed bugs for the CUDA unit tests		8 months ago
atignore	Initial commit		a year ago
CHANGELOG	Updated to version 5.0		2 months ago
CMakeUids.txt	Updated to version 5.0		2 monthe ago
E LICENSE	Initial convert		a year ago

CLCudaAPI: A portable high-level API with CUDA or OpenCL back-end

CLCudaAPI provides a C++ interface to the OpenCL API and/or CUDA API. This interface is high-level: all the details of setting up an OpenCL platform and device are handled automatically, as well as for example OpenCL and CUDA memory management. A similar high-level API is also provided by Khronos's <1.hpp , so why would someone use CLCudaAPI instead? The main reason is portability: CLCudaAPI provides two header files which both implement the exact same API, but with a different back-end. This allows porting between OpenCL and CUDA by simply changing the header file!

	sues 8 II Pull reque	ns 🗉 🔤 Wiki 🔶 Pulse	🔄 Graphs 🔿 Settings				
CLTune: An automatic OpenCL kernel tuner — E			C. Marken				
(i) 204 commits		ji ≇ branches	○ 19 releases		C 2 contributors		
Branch: master +	New pull request		Create new file	Upload files	Find file	Clone or download	
Chugteren Mor	ge pull request #39 from O	Nugteren/development (m)			Latest con	mmit #158988 on May 2	
to create	Fixed CMake to o	orrpara strings properly; made MS	VC link the runtime I			a month ag	
in dee	Fixed a typo in the	API documentation				2 months ag	
include .	Fixed-computing t	he validation error for half-precision	n fprid data-types			a month ag	
ill samples	Made the new sar	npies work for CUDA as well				2 months ag	
10 S-10	Fixed computing t	he validation error for half-precision	n fprid data-types			a month ag	
in test	Minor fixes related	I to the newly added samples				2 months ag	
B offgrow	Added gitignore h	r build directory				a year ag	
🗋 Anavisymi	Updated Travia to	reflect the latest Travis and Khron	os changes			2 months ag	
CHANGELOG	Updated to versio	n 2.3.1 (bug-fix release)				a month ag	
CMakeLists txt	Updated to versio	n 2.3.1 (bug-fix release)				a month ag	
LICENSE	Updated license in	formation				2 years ag	
READAVE.md	Added API docum	entation to the repository				2 months ag	

CLTune: Automatic OpenCL kernel tuning




CLTune is a C++ library which can be used to automatically tune your OpenCL and CUDA kernels. The only thing you'll need to provide is a tuneable kernel and a list of allowed parameters and values.

Cartesius supercomputer





Embedded systems (mobile)










Agenda


1. Intro GPU architecture

- 2. Intro GPU programming model
- 3. CUDA/OpenCL by example: matrix-multiplication
- 4. $C++11 = GPU \rightarrow SyCL$


Quiz: what is this?




Easier?



But where is the ALU?






Total chip: 5,5 billion transistors

Simple 32-bit integer multiplier: 21 thousand transistors

Haswell-E core

But where is the ALU?




Haswell-E core

Lot's of 'useless logic'

Consequence: only 8 multiplications per clock-tick per core


Why is the 'useless logic' needed?




Haswell: 19 pipeline stages

Huge impact of branches & data dependencies, low ILP


Step 1: Vector ALU only




Step 2: Multiple active threads




Step 3: More more more!



Step 4: High-bandwidth off-chip memory




Step 5: Duplicate this 'core' / 'SM'



GPU vs CPU

CPU 130 pJ/flop (SIMD SP)


Optimised for latency Low latency DRAM Deep cache hierarchy Few active threads



Haswell-E

GPU 30 pJ/flop (SP)

Optimised for throughput High bandwidth DRAM Explicit management of SRAM Many active threads






Agenda

1. Intro GPU architecture

2. Intro GPU programming model

- 3. CUDA/OpenCL by example: matrix-multiplication
- 4. $C++11 \neq GPU \rightarrow SyCL$

So, let's program this GPU!




But, how?

- 1. No access to the file system
- 2. No I/O, no printf() or std::cout
- 3. No operating system
- 4. Separate memory




The CPU as a control processor


'device'









'host'





Vector add is the new 'hello world'




Candidate for parallelisation

The kernel




Threads and thread-blocks



thread-blocks and grids can also be 2D or 3D

Weaving threads



Weaving threads (aka scheduling)

'occupancy'

Scheduling unit: thread-block


Multiple blocks per SM, but:


- 1. Maximum 2048 threads
- 2. Maximum 32 blocks
- 3. Maximum 64K registers
- 4. Maximum 64KB shared memory


Why do we care?

- 1. Share SRAM 'shared memory'
- 2. Synchronisation barriers

Otherwise: no synchronisation!








Note:


lower level scheduling: threads execute in 'warps' of 32 on SIMD units

The boilerplate code




32 }

CUDA versus OpenCL



CUDA versus OpenCL



The good:

Kernels are almost the same

The bad:


OpenCL host code is much

more verbose

The ugly:

Performance portability is far from trivial

What about (modern) C++?



What about (modern) C++ in kernels?


	(subset of) C	(subset of) C++	(subset of) C++11/14				
CUDA < 7.0	~	~	X				
CUDA ≥ 7.0	✓	✓	✓				
OpenCL < 2.1	✓	X	X				
OpenCL ≥ 2.1	✓	✓	✓				
No implementation yet							

Agenda

- 1. Intro GPU architecture
- 2. Intro GPU programming model
- 3. CUDA/OpenCL by example: matrix-multiplication
- 4. $C++11 = GPU \rightarrow SyCL$

Matrix-multiplication: C = A * B

www.cedricnugteren.nl/tutorial.php



Layout: column-major ordering

OpenCL SGEMM tuning

www.cedricnugteren.nl/tutorial.php

CUDA version is very similar

Optimisation steps:

- 1. Naive implementation
- 2. Tiling in the shared memory
- 3. More work per thread
- 4. Wider data-types (vectors)
- 5. Transposed input matrix and rectangular tiles
- 6. 2D register blocking


in short




Tesla K40m (Kepler), ECC on CUDA 6.5

Step 1: Naive implementation

www.cedricnugteren.nl/tutorial.php






2D thread indexing

Step 1: Naive implementation


www.cedricnugteren.nl/tutorial.php

Ν




Step 2: Tiling in the shared memory

www.cedricnugteren.nl/tutorial.php



Step 2: Tiling in the shared memory

www.cedricnugteren.nl/tutorial.php




Step 2: Tiling in the shared memory

www.cedricnugteren.nl/tutorial.php


Ν

```
Κ
  _kernel void myGEMM2(
                                                                                 Κ
     const int M, const int N, const int K,
     const __global float* A,
                                                                            Μ
     const __global float* B,
     ___global float* C)
                                                            2 in example
  const int row = get_local_id(0); // 0..32
   const int col = get_local_id(1); // 0..32
  const int globalRow = 32 * get_group_id(0) + row;
                                                        // Loop over all tiles
  const int globalCol = 32 * get_group_id(1) + col;
                                                        const int numTiles = K / 32;
                                                        for (int t = 0; t < numTiles; ++t)
—// Local memory to fit a tile of 32*32 elements
   __local float Asub[32][32];
                                                         —// Load one tile of A and B into local memory
   __local float Bsub[32][32];
                                                          const int tiledRow = 32 * t + row;
                                                          const int tiledCol = 32 * t + col;
 —// Initialise the accumulation register
                                                          Asub[col][row] = A[tiledCol * M + globalRow];
  -float acc = 0.0f;
                                                          Bsub[col][row] = B[globalCol * K + tiledRow];
  -(...)
                                                         -// Synchronise to make sure the tile is loaded
                                                          barrier(CLK_LOCAL_MEM_FENCE);
 —// Store the final result in C
  C[globalCol * M + globalRow] = acc;
                                                         -// Perform the computation for a single tile
                                                         -for (int k = 0; k < 32; ++k)
                                                            acc += Asub[k][row] * Bsub[col][k];
Shared within a
 thread-block
                                                        —// Synchronise before loading the next tile
                                                          barrier(CLK_LOCAL_MEM_FENCE);
```

Step 2: Tiling in the local memory



- 1. Reduction of 32x in off-chip memory accesses
- 2. Coalesced memory accesses now also for B



www.cedricnugteren.nl/tutorial.php

Main body of our kernel:



Unroll this loop

Two loop iterations:


1.	ld.shared.f32	%f50, [%r18+56];
2.	ld.shared.f32	%f51, [%r17+1792];
3.	fma.rn.f32 %f5	2, %f51, %f50, %f49;
4.	ld.shared.f32	%f53, [%r18+60];
5.	ld.shared.f32	%f54, [%r17+1920];
6.	fma.rn.f32 %f5	5, %f54, %f53, %f52;

1. Load Asub[k] [row] into a register

- 2. Load Bsub[col][k] into a register
- 3. Perform fused multiply-add (FMA)
- 4. Load Asub[k+1][row] into a register
- 5. Load Bsub[col][k+1] into a register
- 6. Perform fused multiply-add (FMA)

Not going to get peak GFLOPS :-(

www.cedricnugteren.nl/tutorial.php



Similar idea as before, but now to save on-chip memory accesses

```
const size_t local[2] = { 32, 32/4 };
const size_t global[2] = { M, N/4 };
clEnqueueNDRangeKernel(..., global, local, ...);
```

Tile: 32 by 32 Work-per-thread: 4

www.cedricnugteren.nl/tutorial.php



www.cedricnugteren.nl/tutorial.php

Previous version (4 iterations):




New version (4 iterations)

1.	ld.shared.f32	%f82,	[%r101+4];
2.	ld.shared.f32	%f83,	[%r102];
з.	fma.rn.f32 %f9	1, %f83	, %f82, %f67;
4.	<pre>ld.shared.f32</pre>	%f84,	[%r101+516];
5.	fma.rn.f32 %f9	2, %f83	, %f84, %f69;
6.	<pre>ld.shared.f32</pre>	%f85,	[%r101+1028];
7.	fma.rn.f32 %f9	3, %f83	, %f85, %f71;
8.	<pre>ld.shared.f32</pre>	%f86,	[%r101+1540];
9.	fma.rn.f32 %f9	4, %f83	, %f86, %f73;


(4+1) loads for 4 FMA


8 loads for 4 FMA



Step 4: Wider data-types

www.cedricnugteren.nl/tutorial.php






Vector operations and loads/stores:

- 1. Not so useful for:
 - 1. NVIDIA GPUs
 - 2. Modern AMD GPUs
- 2. Important for:
 - 1. Older AMD GPUs (VLIW)
 - 2. Intel Xeon Phi
 - 3. CPUs (NEON / SSE / AVX)


Step 5: Pre-transpose input matrix

www.cedricnugteren.nl/tutorial.php



Step 6: 2D register blocking

www.cedricnugteren.nl/tutorial.php



```
// 4 + 1 register storage
float Areg;
float Breg[4];
// Cache the 4 values of Bsub in registers
for (int wn = 0; wn < 4; ++wn)</pre>
```

```
int col = tidn + wn * 8;
Breg[wn] = Bsub[col][k];
}
```

```
// · Perform · the · 4 · * · 4 · computations
for · (int · wm · = · 0; · wm · < · 4; · ++wm)
{
    int · row · = · tidm · + · wm · * · 8;
    Areg · = · Asub[k][row];
    for · (int · wn · = · 0; · wn · < · 4; · ++wn)
    {
        acc[wm][wn] · += · Areg · * · Breg[wn];
    }
}</pre>
```

(4+4) loads for 4*4 FMA

Agenda

- 1. Intro GPU architecture
- 2. Intro GPU programming model
- 3. CUDA/OpenCL by example: matrix-multiplication

4. C++11 ♥ GPU → SyCL

CUDA and OpenCL are not ideal





Drawbacks of CUDA

Drawbacks of OpenCL

- 1. Vendor specific
- 2. Requires special compiler
- 3. Some boilerplate code
- 4. Difficult to debug

5. ...

- 1. Kernel source as string
- 2. C-API, not C++
- 3. Lots of boilerplate code
- 4. Even more difficult to debug


5. ...

Some alternatives to CUDA/OpenCL

	C++ host API	Custom kernels	Inter-op with OpenCL	Method
Bolt/Thrust	~	X	X	Parallel STL library
Boost.Compute	✓	✓	~	Parallel STL + custom kernels
OpenMP 4 / OpenACC	✓	~	X	Pragma directives
C++AMP	~	✓	X	Kernel as lambda
SyCL	✓	✓	✓	Kernel as lambda

A game of thrones

Khal's sickle




Khaleesi's spear



OpenCL SPIR


OpenCL SyCL

Vector addition in SYCL




The SYCL compute language

Widening OpenCL Ecosystem



Runs on all existing OpenCL hardware ... as long as there is a compiler





GPU programming 101

1. Intro GPU architecture

- 2. Intro GPU programming model
- 3. CUDA/OpenCL by example
- 4. $C++11 = GPU \rightarrow SyCL$

Cedric Nugteren

Amsterdam C++ meetup 2016 - 08 - 25